

LCFC Confidential


DY510/DY511 M/B Schematics Document

Intel Kabylake H-Processor with DDR4 + NV N17E-G1 GPU

MB NM-B163

2016-12-12

REV: 1.0

Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/02/26	Deciphered Date	2016/06/13	Cover Page		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev
				Custom	DY510/DY511 N17E-G1	1.0
				Date:	Monday, December 19, 2016	Sheet 1 of 75



Date: Monday, December 19, 2016 Sheet 2 of 7

Voltage Rails (O --> Means ON , X --> Means OFF)

Power Plane / State	B+	+3VALW +5VALW	+3VALW_PCH	+1.2V	+5VS +3VS VCCIO VCCSA VCCSTG VCCCPUCORE VCCGFXCORE +1.8VS_AON +1.8VGS NVVDD NVVDDS +1.0VGS FBVDDQ
S0	O	O	O	O	O
S3	O	O	O	O	X
S3 Battery only	O	O	O	O	X
S5 S4/AC Only	O	O	O	X	X
S5 S4 Battery only	O	X	X	X	X
S5 S4 AC & Battery don't exist	X	X	X	X	X

STATE \ SIGNAL	SLP_S1#	SLP_S3#	SLP_S4#	SLP_S5#	+VALW	+V	+VS	Clock
Full ON	HIGH	HIGH	HIGH	HIGH	ON	ON	ON	ON
S1 (Power On Suspend)	LOW	HIGH	HIGH	HIGH	ON	ON	ON	LOW
S3 (Suspend to RAM)	LOW	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (Suspend to Disk)	LOW	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (Soft OFF)	LOW	LOW	LOW	LOW	ON	OFF	OFF	OFF

PCIe 3.0 Port table	
Port	Function
1	
2	Cardreader
3	WLAN
4	LAN
5	Thunderbolt
6	Thunderbolt
7	Thunderbolt
8	Thunderbolt
9	SSD
10	SSD
11	SSD
12	SSD
13	
14	
15	
16	
17	
18	
19	


BOM Structure Table

BOM Structure	BTO Item
@	Not stuff
AOAC@	AOAC support part
GIGA@	GIGA LAN Part
ME@	ME part(connector, hole)
RANKA@	For VRAM RankA part
RANKB@	For VRAM RankB part
OPT@	For GPU part
TS@	For support touch panel sku part
TPM@	For support TPM sku part
U31@	For support USB re-driver part
IR@	For support IR camera sku part
RGB@	For support RGB KB Backlight sku part
N_KBL@	For normal KB Backlight sku part
AG@	For support Anti-ghost KB sku part
N_KB@	For normal KB sku part
CD@	Cost down part
XBOX@	For support XBOX Module sku part

USB2.0 Port table	
Port	Function
1	Right USB2.0
2	Left USB3.0
3	Left USB3.0
4	IR Camera
5	Touch Screen
6	Camera
7	
8	XBOX Module
9	Anti-ghost KB
10	Reserved for debug
11	Bluetooth
12	
13	
14	

USB3.0 Port table	
Port	Function
1	Left USB3.0
2	Left USB3.0
3	
4	
5	
6	

SATA 3.0 Port table	
Port	Function
0	M.2 SSD SATA Gen3
1	HDD SATA Gen3
2	
3	
4	
5	
6	
7	



SMBUS Control Table

	SOURCE	VGA	BATT	IT8226E	BODINN	WLAN WLMAX	Thermal Sensor	PCH	TP Module	Charger	RGB KB Backlight	USB-C PD	HIFI Audio
EC_SMB_CK1 EC_SMB_DA1	IT8226E +3VALW_R	X	V +3VALW_R	V +3VALW_R	X	X	X	X	X	V +3VALW_R	V +3VALW_R Reserved	V +3VALW_R Reserved	X
EC_SMB_CK2 EC_SMB_DA2	IT8226E +3VS	V +3VS_VGA	X	V +3VS	X	X	V +3VS	V +3VALW_PCH	X	X	X	X	V +3VS
PCH_SMBCLK PCH_SMBDATA	PCH +3VALW_PCH	X	X	X	V +3VS	V Reserved	X	V +3VALW_PCH	V +3VS	X	X	X	X
PCH_RGNR_SCL PCH_RGNR_SDA	X	X	X	X	X	X	X	X	X	X	V +3VALW_RL	X	X

EC SM Bus1 address		EC SM Bus2 address		PCH SM Bus address		PCH I2C 2 Bus address	
Device	Address	Device	Address	Device	Address	Device	Address
Smart Battery	0x16	Thermal Sensor F75303M	1001100a b	RGB LEDMAX	1010 000x b	RGB Backlight	Need to update
Charger	0001 0010 b	VGA	0a02 (default)	RGB LEDMAX	1010 000x b		
		PCH	Need to update	TP Module	Need to update		
				Wlan	Reserved		

[24] PCIE_CRX_GTX_N[0..15]

[24] PCIE_CRX_GTX_P[0..15]

PCIE_CTX_C_GRX_N[0..15] [24]

PCIE_CTX_C_GRX_P[0..15] [24]

Vinafix.com

UC1C SKYLAKE_HALO

BGA1440

PCIE_CRX_GTX_P15 E25
PCIE_CRX_GTX_N15 D25
PCIE_CRX_GTX_P14 E24
PCIE_CRX_GTX_N14 D24
PCIE_CRX_GTX_P13 E23
PCIE_CRX_GTX_N13 D23
PCIE_CRX_GTX_P12 E22
PCIE_CRX_GTX_N12 D22
PCIE_CRX_GTX_P11 E21
PCIE_CRX_GTX_N11 D21
PCIE_CRX_GTX_P10 E20
PCIE_CRX_GTX_N10 D20
PCIE_CRX_GTX_P9 E19
PCIE_CRX_GTX_N9 D19
PCIE_CRX_GTX_P8 E18
PCIE_CRX_GTX_N8 D18
PCIE_CRX_GTX_P7 E17
PCIE_CRX_GTX_N7 D17
PCIE_CRX_GTX_P6 E16
PCIE_CRX_GTX_N6 D16
PCIE_CRX_GTX_P5 E15
PCIE_CRX_GTX_N5 D15
PCIE_CRX_GTX_P4 E14
PCIE_CRX_GTX_N4 D14
PCIE_CRX_GTX_P3 E13
PCIE_CRX_GTX_N3 D13
PCIE_CRX_GTX_P2 E12
PCIE_CRX_GTX_N2 D12
PCIE_CRX_GTX_P1 E11
PCIE_CRX_GTX_N1 D11
PCIE_CRX_GTX_P0 E10
PCIE_CRX_GTX_N0 D10

PEG_RXP[0] PEG_RXN[0]
PEG_RXP[1] PEG_RXN[1]
PEG_RXP[2] PEG_RXN[2]
PEG_RXP[3] PEG_RXN[3]
PEG_RXP[4] PEG_RXN[4]
PEG_RXP[5] PEG_RXN[5]
PEG_RXP[6] PEG_RXN[6]
PEG_RXP[7] PEG_RXN[7]
PEG_RXP[8] PEG_RXN[8]
PEG_RXP[9] PEG_RXN[9]
PEG_RXP[10] PEG_RXN[10]
PEG_RXP[11] PEG_RXN[11]
PEG_RXP[12] PEG_RXN[12]
PEG_RXP[13] PEG_RXN[13]
PEG_RXP[14] PEG_RXN[14]
PEG_RXP[15] PEG_RXN[15]

PEG_TXP[0] PEG_TXN[0]
PEG_TXP[1] PEG_TXN[1]
PEG_TXP[2] PEG_TXN[2]
PEG_TXP[3] PEG_TXN[3]
PEG_TXP[4] PEG_TXN[4]
PEG_TXP[5] PEG_TXN[5]
PEG_TXP[6] PEG_TXN[6]
PEG_TXP[7] PEG_TXN[7]
PEG_TXP[8] PEG_TXN[8]
PEG_TXP[9] PEG_TXN[9]
PEG_TXP[10] PEG_TXN[10]
PEG_TXP[11] PEG_TXN[11]
PEG_TXP[12] PEG_TXN[12]
PEG_TXP[13] PEG_TXN[13]
PEG_TXP[14] PEG_TXN[14]
PEG_TXP[15] PEG_TXN[15]

B25 PCIE_CTX_GRX_P15 OPT@ CC32 1
A25 PCIE_CTX_GRX_N15 OPT@ CC16 1
B24 PCIE_CTX_GRX_P14 OPT@ CC31 1
C24 PCIE_CTX_GRX_N14 OPT@ CC15 1
B23 PCIE_CTX_GRX_P13 OPT@ CC30 1
A23 PCIE_CTX_GRX_N13 OPT@ CC14 1
B22 PCIE_CTX_GRX_P12 OPT@ CC29 1
C22 PCIE_CTX_GRX_N12 OPT@ CC13 1
B21 PCIE_CTX_GRX_P11 OPT@ CC28 1
A21 PCIE_CTX_GRX_N11 OPT@ CC12 1
B20 PCIE_CTX_GRX_P10 OPT@ CC27 1
C20 PCIE_CTX_GRX_N10 OPT@ CC11 1
B19 PCIE_CTX_GRX_P9 OPT@ CC26 1
A19 PCIE_CTX_GRX_N9 OPT@ CC10 1
B18 PCIE_CTX_GRX_P8 OPT@ CC25 1
C18 PCIE_CTX_GRX_N8 OPT@ CC9 1
B17 PCIE_CTX_GRX_P7 OPT@ CC24 1
A17 PCIE_CTX_GRX_N7 OPT@ CC8 1
B16 PCIE_CTX_GRX_P6 OPT@ CC23 1
C16 PCIE_CTX_GRX_N6 OPT@ CC7 1
B15 PCIE_CTX_GRX_P5 OPT@ CC22 1
A15 PCIE_CTX_GRX_N5 OPT@ CC6 1
B14 PCIE_CTX_GRX_P4 OPT@ CC21 1
C14 PCIE_CTX_GRX_N4 OPT@ CC5 1
B13 PCIE_CTX_GRX_P3 OPT@ CC20 1
A13 PCIE_CTX_GRX_N3 OPT@ CC4 1
B12 PCIE_CTX_GRX_P2 OPT@ CC19 1
C12 PCIE_CTX_GRX_N2 OPT@ CC3 1
B11 PCIE_CTX_GRX_P1 OPT@ CC18 1
A11 PCIE_CTX_GRX_N1 OPT@ CC2 1
B10 PCIE_CTX_GRX_P0 OPT@ CC17 1
C10 PCIE_CTX_GRX_N0 OPT@ CC1 1

PCIE_CTX_C_GRX_P15
PCIE_CTX_C_GRX_N15
PCIE_CTX_C_GRX_P14
PCIE_CTX_C_GRX_N14
PCIE_CTX_C_GRX_P13
PCIE_CTX_C_GRX_N13
PCIE_CTX_C_GRX_P12
PCIE_CTX_C_GRX_N12
PCIE_CTX_C_GRX_P11
PCIE_CTX_C_GRX_N11
PCIE_CTX_C_GRX_P10
PCIE_CTX_C_GRX_N10
PCIE_CTX_C_GRX_P9
PCIE_CTX_C_GRX_N9
PCIE_CTX_C_GRX_P8
PCIE_CTX_C_GRX_N8
PCIE_CTX_C_GRX_P7
PCIE_CTX_C_GRX_N7
PCIE_CTX_C_GRX_P6
PCIE_CTX_C_GRX_N6
PCIE_CTX_C_GRX_P5
PCIE_CTX_C_GRX_N5
PCIE_CTX_C_GRX_P4
PCIE_CTX_C_GRX_N4
PCIE_CTX_C_GRX_P3
PCIE_CTX_C_GRX_N3
PCIE_CTX_C_GRX_P2
PCIE_CTX_C_GRX_N2
PCIE_CTX_C_GRX_P1
PCIE_CTX_C_GRX_N1
PCIE_CTX_C_GRX_P0
PCIE_CTX_C_GRX_N0

PEG_COMP

G2 PEG_RCOMP

[19] DMI_CRX_PTX_P0 DMI_CRX_PTX_N0
[19] DMI_CRX_PTX_P1 DMI_CRX_PTX_N1
[19] DMI_CRX_PTX_P2 DMI_CRX_PTX_N2
[19] DMI_CRX_PTX_P3 DMI_CRX_PTX_N3

DMI_RXP[0] DMI_RXN[0]
DMI_RXP[1] DMI_RXN[1]
DMI_RXP[2] DMI_RXN[2]
DMI_RXP[3] DMI_RXN[3]


DMI_TXP[0] DMI_TXN[0]
DMI_TXP[1] DMI_TXN[1]
DMI_TXP[2] DMI_TXN[2]
DMI_TXP[3] DMI_TXN[3]


B8 DMI_CTX_PRX_P0
A8 DMI_CTX_PRX_N0
C6 DMI_CTX_PRX_P1
B6 DMI_CTX_PRX_N1
B5 DMI_CTX_PRX_P2
A5 DMI_CTX_PRX_N2
D4 DMI_CTX_PRX_P3
B4 DMI_CTX_PRX_N3


DMI_CTX_PRX_P0
DMI_CTX_PRX_N0
DMI_CTX_PRX_P1
DMI_CTX_PRX_N1
DMI_CTX_PRX_P2
DMI_CTX_PRX_N2
DMI_CTX_PRX_P3
DMI_CTX_PRX_N3

3 OF 14







SKYLAKE-H-CPU_BGA1440










Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	CPU (4/7) eDP, DDI	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size A3	Document Number
				DY510/DY511 N17E-G1	
				Date:	Monday, December 19, 2016
				Sheet	8 of 75
				Rev	1.0








DDR4 SO-DIMM A



Layout Note:
Place near D




Note:
VREF trace width:20 mils at least
Spacing:20mils to other signal/planes
Place near DIMM socket


SPD Address = 0H

Layout Note:
Place near DIMM



Security Classification		LC Future Center Secret Data		Title		
Issued Date	2015/02/26	Deciphered Date	2016/02/26	DDRRV SO-DIMM A		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.						
Size C		Document Number		DY510/DY511 N17E-G1		Rev 1.0
Date:		Monday, December 18, 2016		Sheet 12 of 75		




DDR4 SO-DIMM B




SPD Address = 2H

Layout Note:
Place near DIMM

Layout Note:
Place near DIMM




Near JDDRH1



CAD Note:
Trace width = 20 mil, Spacing=20 mils


For EMC


Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		DDRVI SO-DIMM B	
2015/02/26		2016/02/26		LCFC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPTON DIVISION OF R&D MANAGEMENT CENTER AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Doc C		Doc Document Number		Rev 1.0	
		DVS10/DVS11		N17E-G1	
Date:		Issued From: P-011		Issued - 3 - 1 - 74	




Security Classification			
LC Future Center Secret Data			
Issued Date	2015/02/26	Deciphered Date	2016/02/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			

Title		Rev	
PCH (1/9) PCIe/SATA/GPPFG		1.0	
Size	Document Number	Rev	
A3	DY510/DY511 N17E-G1	1.0	
Date:	Monday, December 19, 2016	Sheet	14 of 75







RH783 change to un-stuff-Harry 11/01



Security Classification			
LC Future Center Secret Data			
Issued Date	2015/02/26	Deciphered Date	2016/02/26
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.			


Title			
PCH (3/9) CLOCK, GPPBH			
Size	Document Number	Rev	
A3	DY510/DY511 N17E-G1	1.0	
Date:	Monday, December 19, 2016	Sheet	17 of 75






GSPi1_MOSI / GPP_B22
This field determines the destination of accesses to the BIOS memory range. Also controllable using Boot BIOS Destination bit (Bus0, Device31, Function0, offset BCh, bit 6).



Bit 6	Boot BIOS Destination
0	SPI (Default)
1	LPC







Change GPPA22,A23 for F2 & F12 key, add GPPA19,A20 as strap pin-Harry 10/20




Function	PCH_GPD9	PCH_GPD10	PCH_GPD11	PCH_GPD12	PCH_GPA19	PCH_GPA20
Optane Memory	0	X	X	X	X	X
non-touch	X	1	X	X	X	X
touch	X	0	X	X	X	X
IR Camera	X	X	1	X	X	X
Normal Camera	X	X	0	X	X	X
RGB BL KB	X	X	X	1	X	X
Red BL KB	X	X	X	0	X	X







Security Classification		LC Future Center Secret Data		Title PCH (9/9) VSS			
Issued Date	2015/02/26	Deciphered Date	2016/02/26				
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size B	Document Number DY510/DY511 N17E-G1		Rev 1.0
				Date:	Monday, December 19, 2016		Sheet 22 of 75

N17E-G1 GPIO

GPIO	I/O	ACTIVE	Function Description	I/O Termination
GPIO0	OUT	-	PWM Output to control NVVDD	
GPIO1	OUT	-	FB Enable for GC6 2.1	
GPIO2	IN	-	GPU wake signal for GC6 2.1	
GPIO3	OUT	-	PWM Output to control the SRAM power supply	
GPIO4	OUT	-	GPU power sequencing for GC6 2.1 --- 1V8_MAIN_EN	
GPIO5	IN	N/A	Active low Frame Lock	
GPIO6	OUT	-	Phase Shedding, NVVDD_PSI	
GPIO7	OUT	N/A	Panel Backlight enable	
GPIO8	OUT	-	Memory voltage Control	
GPIO9	I/O	-	Active Low Thermal Alert	
GPIO10	OUT	-	Memory VREF Control	(100K pull Down)
GPIO11	OUT	-	Panel Power enable	
GPIO12	IN	-	AC power detect or power supply overdraw input	(10K pull High)
GPIO13	OUT	N/A	LCD Panel Backlight Enable	
GPIO14	IN	N/A	Hot Plug Detect for IFPA	
GPIO15	IN	N/A	Hot Plug Detect for IFPB	
GPIO16	OUT	-	System side PCIe reset monitor	
GPIO17	IN	N/A	Hot Plug Detect for IFPD	
GPIO18	IN	N/A	Hot Plug Detect for IFPE	
GPIO19	OUT	N/A	3D Vision L/R Signal	
GPIO20		N/A	GC5_MODE	
GPIO21	I/O	N/A	UNUSED	
GPIO22	I/O	N/A	UNUSED	
GPIO23	OUT	-	GPU PCIe self-reset control	
GPIO24	IN	N/A	Hot Plug Detect for IFPF	
GPIO25		N/A	UNUSED	
GPIO26		N/A	UNUSED	
GPIO27	IN	N/A	Hot Plug Detect for IFPC	

STRAP2	STRAP1	STRAP0	RAMCFG[4:0]
L	L	L	00000
L	H	L	00010
L	H	H	00011
H	H	L	00110
H	H	H	00111

H=High: Tied to 1.8V
M=Middle: Tied to 0.9V
L=Low: Tied to 0V

ROM_SO	ROM_SI	ROM_SCLK	SOR_EXPOSED[3:0]
L	L	L	1111 DEFAULT
L	L	H	1110
L	H	L	1101
L	H	H	1100
H	L	L	1011
H	L	H	1010
H	H	L	1001
H	H	H	1000
L	L	M	0111
L	M	L	0110
L	M	H	0101
L	H	M	0100
H	L	M	0011
H	M	L	0010
H	M	H	0001
H	H	M	0000

1:ENABLE 0:DISABLE
SOR0/1/2/3 ENABLE

STRAP5	STRAP4	STRAP3	SMB_ALT_ADDR	DEVID_SEL	PCIE_CFG	VGA_DEVICE
M	H	H	1	1	1	1
M	H	L	1	1	1	0
M	L	H	1	1	0	1
M	L	L	1	1	0	0
L	H	M	1	0	1	1
L	M	H	1	0	1	0
L	M	L	1	0	0	1
L	L	M	1	0	0	0
H	H	H	0	1	1	1
H	H	L	0	1	1	0
H	L	H	0	1	0	1
H	L	L	0	1	0	0
L	H	H	0	0	1	1
L	H	L	0	0	1	0
L	L	H	0	0	0	1 DEFAULT
L	L	L	0	0	0	0

1:SMB_ALT_ADDR ENABLE
0:SMB_ALT_ADDR DISABLE

1:DEVID_SEL REBRAND
0:DEVID_SEL ORIGINAL

1:PCIE_CFG LOW POWER
0:PCIE_CFG HIGH POWER

1:VGA_DEVICE ENABLE
0:VGA_DEVICE DISABLE

N17E-G1 Power Sequence



1. All power rail ramp up time should be larger than 40us and is recommended to be less than 2ms.



2. T (from 1V8_MAIN_EN to PEX_DVDD/NVVDD_Pgood) must NOT exceed 4ms.


3. All 3.3V devices that connect to the GPU must be powered after 1V8_AON; GPU can NOT have any 3.3V leakage path before 1V8_AON present.







4. The previous power rail must ramp up to 90% before the next power rail can start ramping up.
1. NVVDD/PEX_DVDD must ramp down before NVVDD, all other power rails can ramp down together with NVVDD.


2. All 3.3V devices that connect to the GPU must be ramp down before 1V8_AON; GPU can NOT have any 3.3V leakage path after 1V8_AON and 1.8V_MAIN power down.



3. The previous power rail must ramp down to 10% before the next power rail can start ramping down.





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	N7E-61_PEG IF	
<p>THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL, UNCLASSIFIED SECRET INFORMATION. THIS SHEET MAY BE KEPT OR TRANSMITTED TO THE CUSTODY OF THE COMPETITIVE DIVISION OF R&D DEPARTMENT DESIGNED AS AUTHORIZED BY THIS FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Sheet	Document Number	Revision		Rev	
	D5710/D5711	N7E-61		1.0	
Date		Monday, December 14, 2016		Page 4 of 7.0	









VDDSENSE_BKAS NVDDSENSE_VCC_SENSE NVDDSENSE_VSS_SENSE [7]
GND_SENSE_BKAS NVDDSENSE_VSS_SENSE NVDDSENSE_VSS_SENSE [7]





Under GPU_RP require


Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/03/26	Deciphered Date	2016/06/13	NITE-G1_POWER CORE	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT PERSONNEL OF THE DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. WITHOUT THE SHEET AND THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Rev	1.0
Drawn	Document Number	DY510/DY511 NITE-G1		Rev	
Check	Issue Date	2016/06/13	Issue Date	2016/06/13	Issue Date







Reserve PD3,RV1107,RV1106,CV444 for NV sequence requirement-Harry 10/20




Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	
<p>This SECRET ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. THIS SHEET MAY BE USED FOR THE CONSTRUCTION OF THE COMPETITIVE FUNDING OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			Size	Rev 1.0
			Document Number Date DT510/DT511 N178-G1 Version Monday, December 15, 2015	
			Sheet	30 of 75





Memory - Upper 32 bits





PT@ Add CV445 for NV requirement (Hynix VRAM)-Harry 10/20


Security Classification	LC Future Center Secret Data		Title	N7E-G1_VRAM A	
Issued Date	2015/02/26	Declassified Date	2016/06/13		
<p>THIS SET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF OR BE RELEASED BY OR AUTHORIZED BY LC FUTURE CENTER WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER. ANY RELEASE MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.</p>					
Date		Document Number		Rev	
D		DY510/DY511 N7E-G1		1.0	
Date		Document		Sheet	
D		15		32 of 75	

Memory - Lower 32 bits




Memory - Upper 32 bits






Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	
THIS SHEET OF ENGINEERING DRAWINGS IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF FBI OR DISCLOSED TO ANY OTHER PARTY BY LC FUTURE CENTER OR ANY OF ITS EMPLOYEES OR CONTRACTORS. ANY DISCLOSURE OR USE OF THIS SHEET OR ANY INFORMATION CONTAINED THEREIN MAY BE USED OR DISCLOSED TO ANY THIRD PARTY WITHOUT OUR WRITTEN CONSENT OF LC FUTURE CENTER.			Doc# Document Number DY510/DY511 N178-G1	Rev 1.0
Date:			Monday, December 14, 2016	Sheet 33 of 15

Memory Partition C - Upper 32 bits



LCD POWER CIRCUIT





Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/02/26	Deciphered Date	2016/06/13	eDP/CMOS/Touch screen			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev. 1.0	
				Custom	DY510/DY511 N17E-G1		
Date:				Monday, December 19, 2016	Sheet	35 of 75	


HDMI D0	[25] HDMI1_TX0+	HDMI1_TX0+	CRE25	1	2	0.1U 0402 10V7K	HDMI_TX0+_REIN
	[26] HDMI1_TX0-	HDMI1_TX0-	CRE26	1	2	0.1U 0402 10V7K	HDMI_TX0-_REIN
HDMI D1	[26] HDMI1_TX1+	HDMI1_TX1+	CRE27	1	2	0.1U 0402 10V7K	HDMI_TX1+_REIN
	[27] HDMI1_TX1-	HDMI1_TX1-	CRE28	1	2	0.1U 0402 10V7K	HDMI_TX1-_REIN
HDMI D2	[26] HDMI1_TX2+	HDMI1_TX2+	CRE29	1	2	0.1U 0402 10V7K	HDMI_TX2+_REIN
	[27] HDMI1_TX2-	HDMI1_TX2-	CRE30	1	2	0.1U 0402 10V7K	HDMI_TX2-_REIN
HDMI CLK	[26] HDMI1_TXC+	HDMI1_TXC+	CRE31	1	2	0.1U 0402 10V7K	HDMI_TXC+_REIN
	[27] HDMI1_TXC-	HDMI1_TXC-	CRE32	1	2	0.1U 0402 10V7K	HDMI_TXC-_REIN




Reserve I2C & SM BUS for HDMI re-driver




For EMC






Reserve follow HDMI certification requirement





For EMC



For EMC




For EMC




Rev	1.0
-----	-----









JTAG




XTAL





GPIO



0427 Kerry



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	USB TYPE-C Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size Custom		Document Number DY510/DY511 N17E-G1		Rev 1.0	
Date		Monday, December 19, 2015		Sheet 38 of 75	



Option 1 for wake support over TBT:

1. Connect OOHm to <R1> and <R3>. Keep <R2> empty.
2. Make sure VCC3v3_SX_SYS can support AR maximum power consumption.
3. Simple Bios implementation

Option 2 for wake support over TBT:




1. Connect OOhm to <R1> and <R2>. Keep <R3> empty.
2. Bios need to implement Sx entry pre-notice flow by PCIe2TBT.

No wake support at all from AR
1. Connect 00hm to <R2> and <R3>. Keep <R1> empty.

40KHz LC Filter to
reduce VCC3v3_S0_TBT
ripple

L (LQM18PN1R0MFHD):
RDC < 0.20hm
IDC > 0.2A

C (GRM188R60J476ME15):
Need to notice the capacitance at 3.3 Vdc



Chnage D4 from A25725 to A24520 -Harry 10/20



Please note MRESETH or L active of EC setting



TABLE : CPU ITP DEBUG REPORT



	No use	Individual Port	DCI 2.0 w/o connector
R591	NO ASM	NO ASM	ASM
R593	NO ASM	NO ASM	ASM
R594	NO ASM	NO ASM	ASM
R595	NO ASM	NO ASM	ASM
R596	NO ASM	NO ASM	ASM
R657	NO ASM	NO ASM	ASM
R658	NO ASM	NO ASM	ASM
R102	NO ASM	ASM	NO ASM
R597	NO ASM	ASM	NO ASM
R9907	NO ASM	ASM	ASM
JXDP1	NO ASM	ASM	NO ASM
C70	NO ASM	ASM	NO ASM
R96	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9909	NO ASM	ASM	ASM
R9910	NO ASM	ASM	ASM
R9916	NO ASM	ASM	ASM
R99	NO ASM	ASM	ASM
R9912	NO ASM	ASM	ASM
R9934	NO ASM	ASM	ASM
R9930	NO ASM	ASM	ASM
R9931	NO ASM	ASM	ASM
R9932	NO ASM	ASM	ASM
R9933	NO ASM	ASM	ASM

TABLE : PCH ITP DEBUG REPORT



	No use	Individual Port	DCI 2.0 w/o connector
R93	NO ASM	ASM	NO ASM
JXDP1	NO ASM	ASM	NO ASM
R9917	NO ASM	ASM	NO ASM
R101	NO ASM	ASM	NO ASM
R9908	NO ASM	ASM	NO ASM
R9911	NO ASM	ASM	NO ASM
R9913	NO ASM	ASM	NO ASM
R9915	NO ASM	ASM	NO ASM

TABLE : Functional Strap













GPP_B18/GSPI0_MOSI (No Reboot)	R563
HIGH Enable "No Reboot" Mode	ASM
LOW Disable "No Reboot" Mode (Default)	NO ASM



Reference Intel document 546884 SKL PHG




[25] GPU_DPC_AUX_IN	GPU_DPC_AUX_IN	C384	1	2	0.1u 0402 1007K	GPU_DPC_AUX_IN
[25] GPU_DPC_AUX_DP	GPU_DPC_AUX_DP	C381	1	2	0.1u 0402 1007K	GPU_DPC_AUX_DP
[25] GPU_DPC_TX3_IN	GPU_DPC_TX3_IN	C382	1	2	0.1u 0402 1007K	GPU_DPC_TX3_IN
[25] GPU_DPC_TX3_DP	GPU_DPC_TX3_DP	C387	1	2	0.1u 0402 1007K	GPU_DPC_TX3_DP
[25] GPU_DPC_TX2_IN	GPU_DPC_TX2_IN	C383	1	2	0.1u 0402 1007K	GPU_DPC_TX2_IN
[25] GPU_DPC_TX2_DP	GPU_DPC_TX2_DP	C386	1	2	0.1u 0402 1007K	GPU_DPC_TX2_DP
[25] GPU_DPC_TX1_IN	GPU_DPC_TX1_IN	C380	1	2	0.1u 0402 1007K	GPU_DPC_TX1_IN
[25] GPU_DPC_TX1_DP	GPU_DPC_TX1_DP	C381	1	2	0.1u 0402 1007K	GPU_DPC_TX1_DP
[25] GPU_DPC_TX0_IN	GPU_DPC_TX0_IN	C382	1	2	0.1u 0402 1007K	GPU_DPC_TX0_IN
[25] GPU_DPC_TX0_DP	GPU_DPC_TX0_DP	C383	1	2	0.1u 0402 1007K	GPU_DPC_TX0_DP





Security Classification	LC Future Center Secret Data	Title	DP
Issued Date	2013/06/06	Deciphered Date	2016/06/13
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL INFORMATION. IT IS NOT TO BE DISCLOSED TO ANY OTHER PARTY WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.			
Rev	D	Document Number	DY510/DY511 M17E-G1
Date	Monday, December 16, 2013	Sheet	41 of 71

Vinafix.com





REMOTE+/- R, REMOTE1+/-, REMOTE2+/-:
Trace width/space:10/10 mil
Trace length:<8"





FAN Conn





Address 1001_101xb



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	Thermal sensor/FAN CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Custom
					Document Number DY510/DY511 N17E-G1
					Rev 1.0
					Date: Monday, December 18, 2016 Sheet 44 of 75

SATA HDD Conn.






XBOX Connector





Security Classification	LC Future Center Secret Data		
Issued Date	2015/02/26	Deciphered Date	2016/06/13
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>			

Title HDD/XBOX CONN			
Size Custom	Document Number DY510/DY511 N17E-G1		Rev 1.0
Date: Monday, December 19, 2016	Sheet 46 of 75		




LEFT SIDE USB3.0 PORT X2








No function field





SDP2 (No Discharge from/to CDP)
SDP1 (Discharge from/to any charging state including CDP)


USB I/O Connector




LID **Hall Sensor**



Security Classification	LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Declassified Date	2016/06/13	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPETENT DIVISION OF AID TO ANY OTHER AGENCY OR AUTHORIZED BY LC FUTURE CENTER WITHOUT THE WRITTEN CONSENT OF LC FUTURE CENTER.</p> <p>MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT WRITTEN CONSENT OF LC FUTURE CENTER.</p>			KSD/PWR/O/IED/TP Conn. Document Number DY510/DY511 N17E-G1	Rev



Security Classification	LC Future Center Secret Data			Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	RGB KBD LED Controller	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					Size Document Number 117E-G1
					Rev 1.0
Date: Monday, December 18, 2016					Sheet 51 of 75

The diagram illustrates a 4-channel LED driver circuit. It features four identical stages, each driving an LED. Each stage includes a MOSFET (Q1A, Q1B, Q1C, Q1D), a resistor (R355-R367), and an LED (LED1, LED2, LED3, LED4). The MOSFETs are CHM1022VESGP_SOT-563-6. The resistors are 4.7K 0402 5%. The LEDs are 0.0603 5%. The circuit is powered by a 5V supply and ground.

Channel 1 (LED1): MOSFET Q1A, Resistor R355, LED LED1.

Channel 2 (LED2): MOSFET Q1B, Resistor R358, LED LED2.

Channel 3 (LED3): MOSFET Q1C, Resistor R360, LED LED3.




Channel 4 (LED4): MOSFET Q1D, Resistor R362, LED LED4.



Channel 5 (LED5): MOSFET Q1E, Resistor R364, LED LED5.

Channel 6 (LED6): MOSFET Q1F, Resistor R366, LED LED6.

Channel 7 (LED7): MOSFET Q1G, Resistor R368, LED LED7.



Channel 8 (LED8): MOSFET Q1H, Resistor R370, LED LED8.







Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/06/13	 	
<p>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. ANY DISCLOSURE OF THIS SHEET OF INFORMATION CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</p>				Size Document Number DY510/DY511 N17E-G1 Date <u>May 19, 2014</u> Sheet <u>62</u> of <u>75</u>	


+5VALW to +5VS

No function field



Need short




Security Classification		LC Future Center Secret Data		Title			
Issued Date	2015/02/26	Deciphered Date	2016/06/13	DC V to VS INTERFACE			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	Rev	
				Custom	DY510/DY511 N17E-G1	1.0	
				Date:	Monday, December 19, 2016	Sheet	53 of 75



Vinafix.com





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	Virtual symbol	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number DY510/DY511
				Date: Monday, December 18, 2016	Rev 1.0
				Sheet 54 of 75	








Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/01/20	Deciphered Date	2016/01/20	PWR-DCIN /BATT/ RTC CONN	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
				Size Custom	Document Number
				Date:	Monday, December 19, 2016
				DY510/DY511	Rev 1.0
				Sheet 58 of 75	






Vout=1.2V± 5%
Vset=1.212V± 2%
OCP=11.6A
Vref=0.6V
OVP=(1.25~1.35)*Vref
UVP=(0.7~0.8)*Vref
Fsw=508KHZ


Vout=0.6V± 5%
OCP=1.5A
VTT=1/2VDDQ


STATE	EN1	EN2	VDDQ	VTT_REFP	VTT
S0	Hi	Hi	On	On	On
S3	Lo	Hi	On	On	Off (Hi-Z)
S4/S5	Lo	Lo	Off	Off	Off


Note: S3 - sleep ; S5 - power off





$V_{out}=1.00V \pm 3\%$
 $V_{set}=1.01V \pm 1.88\%$
 $V_{ref}=0.6V$
 $TDC=8A$
 $OCP=12A$
 $OVP=(1.15 \sim 1.25) * V_{out}$
 $UVP=(0.6 \sim 0.7) * V_{out}$
 $F_{sw}=500Khz$




Security Classification		LC Future Center Secret Data		Title		
Issued Date	2016/01/20	Deciphered Date	2016/01/20	PWR-1.0VALW		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size	Document Number	DY510/DY511
				Custom		
				Date:	Monday, December 19, 2016	Sheet 63 of 75
						Rev 1.0





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/01/20	Deciphered Date	2016/01/20	PWR-VCCIO	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	DY510/DY511		Rev	
Custom				1.0	
Date:	Monday, December 19, 2016	Sheet	64	of	75










Vboot=0V Loadline=1.8mΩ
 Ripple=+30mV/-10mV (0A-0.5A)
 Ripple=± 10mV (0.5A-TDC)
 Ripple=± 15mV (TDC-Iccmax)
 TDC=50A Iccmax=68A OCP=81.5A
 OVP=2V (during SS) OVP=VID+400mV
 UVP=VID-300mV
 Fsw=600Khz

Security Classification		LC Future Center Secret Data		Title	
Issued Date		Deciphered Date		PWR-CPUCORE	
2016/01/20		2016/01/20			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.					
Size	Document Number	DY510/DY511			Rev
Custom					1.0
Date: Monday, December 19, 2016 Sheet 66 of 75					




Vboot=0V Loadline=2.65mΩ
 Ripple=+30mV/-10mV (0A-0.5A)
 Ripple=± 10mV (0.5A-TDC)
 Ripple=± 15mV (TDC-Iccmax)
 TDC=25A Iccmax=55A OCP=65.5A
 OVP=2V(during SS) OVP=VID+400mV
 UVP=VID-300mV
 Fsw=600Khz

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/01/20	Deciphered Date	2016/01/20	PWR-VCCGFXCORE	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER, AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size Custom	Document Number DY510/DY511
				Date:	Monday, December 19, 2016
				Sheet	67 of 75


+5VALW**VCCSA_VIN****V20B+**

22u-0603 Power 12PCS, 2PCS change to CC140 CC138

Vboot=1.05V Loadline=10mΩ
 Ripple=+30mV/-10mV(0A-0.5A)
 Ripple=± 10mV(0.5A-TDC)
 Ripple=± 15mV(TDC-Iccmax)
 TDC=10A Iccmax=11.1A OCP=19A
 OVP=2V(during SS) OVP=VID+400mV
 UVP=VID-300mV
 Fsw=600Khz


VCCSA

Security Classification		LC Future Center Secret Data		Title	
Issued Date	2016/01/20	Deciphered Date	2016/01/20	PWR-VCCSA	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.				Size 3	Document Number DY510/DY511
				Date: Monday, December 19, 2016	Rev 1.0
				Sheet 68	of 75



Component	Value	
R1(K Ω)	PR5816	6.19
R2(K Ω)	PR5811	20.5
R3(K Ω)	PR5815	4.32
R4(K Ω)	PR5813	16.5
R5(K Ω)	PR5818	0.309
C(nF)	PC5838	4.7


PSI Level	Power Mode	Phase Configuration
PSI<0.4V	PSH	1Phase DEM
0.8V<PSI<1V	PS0	1Phase FCCM
1.4V<PSI<5.5V	PS1	3Phase FCCM



PWM-VID Specification	
Config	
Vmin (V)	0.3
Vmax (V)	1.3
Vboot (V)	0.8
Vstep (mV)	6.25
N(level)	160
Fpwm (KHz)	675
Tdmin (nS)	9.26
T(uS)	<100

Component Value		
R1 (K Ω)	PR9440	6.19
R2 (K Ω)	PR9434	20.5
R3 (K Ω)	PR9436	4.32
R4 (K Ω)	PR9437	16.5
R5 (K Ω)	PR9431	0.309
C (nF)	PC1277	4.7

PSI Level	Power Mode	Phase Configuration
Connected to PVCC	PSH	2Phase Auto CCM/DCM
High	PS0	2Phase FCCM
Intermediate	PS1	2Phase Auto CCM
Low	PS2	1Phase Auto CCM/DCM





Security Classification		LC Future Center Secret Data		Title	
Issued Date	2015/02/26	Deciphered Date	2016/02/26	PWR-VGA_CORE(NCP81174)	
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY LC FUTURE CENTER. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF LC FUTURE CENTER.</small>				Size	Document Number
				Custom	DY510/DY511
Date:				Monday, December 14, 2016	Sheet 73 of 75



Vinafix.com



Security Classification	LC Future Center Secret Data		Title
Issued Date	2016/02/26	Deciphered Date	2016/02/26
			Blank
<small>THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF LC FUTURE CENTER AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSMITTED FROM THE CUSTODY OF THE COMPANY DIVISION OF AND IDENTIFIED CODES SHALL REMAIN THE PROPERTY OF LC FUTURE CENTER. ANY REPRODUCTION OR DISSEMINATION OF THIS SHEET WITHOUT THE WRITTEN PERMISSION OF LC FUTURE CENTER IS PROHIBITED.</small>			
Rev	D		Document Number
		DY510/DY511	
Date		Monday, December 19, 2016	
		Blank	
		1/4	

